

MODULE-1

NUMBER SYSTEMS

The number systems are classified into 4 types

- 1) Decimal number system
- 2) Binary number system
- 3) Octal number system
- 4) Hexadecimal number system.

1) DECIMAL NUMBER SYSTEM

In the case of decimal number system we are using 10 unique digits. They are from 0 to 9 or a. i. e. upto 9. \therefore It consists of 10 digits. Therefore the base or radix of the decimal number system is 10.

Eg: $(25)_{10}$, $(385)_{10}$

2) BINARY NUMBER SYSTEM

In the case of binary number system we are using 2 digits that is 0 and 1. Therefore the base or radix of binary number system is 2.

Eg: $(101.0)_2$, $(11101)_2$

3) OCTAL NUMBER SYSTEM

In octal number system there are 8 unique digits. Starting ^{from} 0 upto 7. So it consists of 8 digits and therefore base, radix of octal number system is 8.

Eg: $(127)_8$, $(523)_8$

4) HEXADECIMAL NUMBER SYSTEM

These are number systems having unique digits starting from 0, 1 upto 15. In this system from 0 to 9 we can write similar to decimal

numbers. For 10 we write it as A, like that,

11 - B

12 - C

13 - D

14 - E

15 - F

Also this system consist of a total of 16 symbols.

∴ The base or radix of a hexadecimal number system is 16

CONVERSION OF NUMBER SYSTEMS

1) DECIMAL TO BINARY NUMBER SYSTEM. ($C_{10} \rightarrow C_2$)

1? Convert the decimal number 25 to binary

Ans)
$$\begin{array}{r} 2 \overline{) 25} \rightarrow 1 \\ 2 \overline{) 12} \rightarrow 0 \\ 2 \overline{) 6} \rightarrow 0 \\ 2 \overline{) 3} \rightarrow 1 \\ 2 \overline{) 1} \rightarrow 1 \end{array}$$

\uparrow 25 = $(11001)_2$

2? Convert the decimal number 137 to binary

Ans)
$$\begin{array}{r} 2 \overline{) 137} \\ 2 \overline{) 68} \rightarrow 1 \\ 2 \overline{) 34} \rightarrow 0 \\ 2 \overline{) 17} \rightarrow 0 \\ 2 \overline{) 8} \rightarrow 1 \\ 2 \overline{) 4} \rightarrow 0 \\ 2 \overline{) 2} \rightarrow 0 \\ 1 - 0 \end{array}$$

$(10001001)_2$

3? Convert the decimal 0.25 to binary

$$0.25 \times 2 = 0.5 \quad | \quad (0.25)_{10} = (0.01)_2$$

$$0.5 \times 2 = 1.0 \quad \checkmark$$

HW

$$4? \quad (123)_{10} = (?)_2$$

$$5? \quad (457)_{10} = (?)_2$$

$$3? \quad (0.41)_{10} = (?)_2$$

$$4? \quad (0.67)_{10} = (?)_2$$

$$5? \quad (18.32)_{10} = (?)_2$$

$$6? \quad (37.45)_{10} = (?)_2$$

$$\begin{array}{r} 2 \overline{) 123} \quad 61 \\ \underline{4} \\ 61 \\ \underline{61} \\ 0 \end{array}$$

$$1) \quad \begin{array}{r} 2 \overline{) 123} \\ \underline{2} \\ 61 \end{array} \rightarrow 1$$

$$2 \overline{) 30} \rightarrow 1 \quad (123)_{10} = (10111)_2$$

$$2 \overline{) 15} \rightarrow 1$$

$$2 \overline{) 7} \rightarrow 0 \quad (123)_{10} = (1111011)_2$$

$$2 \overline{) 3} \rightarrow 1$$

$$2 \overline{) 1} \rightarrow 1$$

$$2) \quad \begin{array}{r} 2 \overline{) 457} \\ \underline{4} \\ 17 \end{array}$$

$$2 \overline{) 228} \rightarrow 1$$

$$2 \overline{) 114} \rightarrow 0$$

$$2 \overline{) 57} \rightarrow 0$$

$$2 \overline{) 28} \rightarrow 1$$

$$2 \overline{) 14} \rightarrow 0 \quad (11001001)_2$$

$$2 \overline{) 7} \rightarrow 0$$

$$2 \overline{) 3} \rightarrow 1$$

$$2 \overline{) 1} \rightarrow 1$$

$$3) \quad 0.41 \times 2 = 0.82 \quad (0.41)_{10} = (0.0110101)_2$$

$$0.82 \times 2 = 1.64$$

$$0.64 \times 2 = 1.28 \quad 0.28 \times 2 = 0.56$$

$$4) \quad 0.67 \times 2 = 1.34 \quad (0.67)_{10} = (0.10101101)_2$$

$$0.34 \times 2 = 0.68$$

$$0.68 \times 2 = 1.36$$

$$0.36 \times 2 = 0.72$$

$$5) (15.32)_{10}$$

$$2 \overline{) 15}$$

$$2 \overline{) 7} \rightarrow 1$$

$$2 \overline{) 3} \rightarrow 1 \quad (15) = (1111)_2$$

$$2 \overline{) 2} \rightarrow 1 \quad 10$$

1

$$0.32 \times 2 = 0.64$$

$$0.64 \times 2 = 1.28$$

$$(15.25)_{10} = (1111.01)_2$$

$$6) (37.45)_{10}$$

$$2 \overline{) 37}$$

$$2 \overline{) 18} \rightarrow 1$$

$$2 \overline{) 9} \rightarrow 00$$

$$2 \overline{) 4} \rightarrow 01$$

$$2 \overline{) 2} \rightarrow 00$$

1

0

$$0.45 \times 2 = 0.9$$

$$0.9 \times 2 = 1.8$$

$$(37.45)_{10} = (100101.011)_2$$

BINARY TO DECIMAL CONVERSION

MSB - Most Significant bit Eg: 456 \rightarrow MSB-4 6-LSB

LSB - Least Significant bit

1? Convert the binary number $((1101)_2 \rightarrow ()_{10})$ to decimal

Ans)

$$\begin{array}{cccc} 1 & 1 & 0 & 1 \\ \downarrow & \downarrow & \downarrow & \downarrow \\ 2^3 & 2^2 & 2^1 & 2^0 \\ \text{MSB} & & & \text{LSB} \end{array}$$

$$1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0$$

$$= 1 + 0 + 8 + 1$$

$$= 13$$

2? Convert the binary number $((.1011)_2 \rightarrow ()_{10})$

Ans) $(.011)_2$

$$\begin{array}{cccc} 2^{-1} & 2^{-2} & 2^{-3} & 2^{-4} \\ \uparrow & \uparrow & \uparrow & \uparrow \\ 1 & 0 & 1 & 1 \end{array}$$

$$= 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3} + 1 \times 2^{-4}$$

$$= \frac{1 \times 1}{2^1} + 0 + \frac{1 \times 1}{2^3} + \frac{1 \times 1}{2^4}$$

$$= 0.5 + 0 + 1 \times 0.125 + 1 \times 0.0625$$

$$= \underline{\underline{0.6875}}_{10}$$

$$(0.1101)_2 \rightarrow (0.6875)_{10}$$

3? Convert the binary number $(101.101)_2 \rightarrow ()_{10}$

$$\begin{array}{ccccccc} 2^2 & 2^1 & 2^0 & 2^{-1} & 2^{-2} & 2^{-3} & \\ 1 & 0 & 1 & . & 1 & 0 & 1 \end{array}$$

$$1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 + 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3}$$

$$= 4 + 0 + 1 + 0.5 + 0.125$$

$$= \underline{\underline{(5.625)}}_{10}$$

$$(101.101)_2 = (5.625)_{10}$$

4? Convert the binary number $(1011.111)_2 \rightarrow ()_{10}$ to decimal.

Ans $\begin{array}{ccccccc} 2^3 & 2^2 & 2^1 & 2^0 & 2^{-1} & 2^{-2} & 2^{-3} \\ 1 & 0 & 1 & 1 & . & 1 & 1 & 1 \end{array}$

$$1011.111$$

$$1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 + 1 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3}$$

$$8 + 0 + 2 + 1 + 0.5 + 0.25 + 0.125$$

$$= \underline{\underline{(11.875)}}_{10}$$

DECIMAL TO HEXADECIMAL CONVERSION $()_{10} \rightarrow ()_{16}$

12 Convert the decimal number $(75.432)_{10} \rightarrow ()_{16}$

Ans)

$$16 \overline{) 75} \quad \uparrow$$

$$\underline{4} \rightarrow 11 (B)$$

$$(75)_{10} \rightarrow (4B)_{16}$$

$$\begin{array}{l}
 0.43 \times 16 = 6.88 \rightarrow 6 \\
 0.88 \times 16 = 14.08 \rightarrow E \\
 0.08 \times 16 = 1.28 \rightarrow 1 \\
 0.28 \times 16 = 4.48 \rightarrow 4
 \end{array}
 \quad \downarrow \quad
 (0.43)_{10} = (6E14)_{16}$$

$$(75.43)_{10} = (4B.6E14)_{16}$$

Q2. $(29.48)_{10} \rightarrow ()_{16}$

$$16 \overline{) 29}$$

$$1 \rightarrow 13 \quad (29)_{10} = (1D)_{16}$$

$$\begin{array}{r}
 16 \overline{) 29} \\
 \underline{16} \\
 13
 \end{array}$$

$$0.48$$

$$0.48 \times 16 = 7.68 \rightarrow 7$$

$$0.68 \times 16 = 10.88 \rightarrow A$$

$$0.88 \times 16 = 14.08 \rightarrow E$$

$$0.08 \times 16 = 1.28 \rightarrow 1$$

$$(0.48)_{10} \rightarrow (7AE1)_{16}$$

$$(29.48)_{10} \rightarrow (1D.7AE1)_{16}$$

HEXADECIMAL TO DECIMAL CONVERSION

12. Convert the hexadecimal number to decimal number

i) $(27.42)_{16} \rightarrow ()_{10}$

$$2 \cdot 16^1 + 7 \cdot 16^0 + 4 \cdot 16^{-1} + 2 \cdot 16^{-2}$$

$$27.42$$

$$= 2 \times 16^1 + 7 \times 16^0 + 4 \times 16^{-1} + 2 \times 16^{-2}$$

$$= 32 + 7 + 4 \times 0.0625 + 2 \times 0.00390625 = 39.966$$

$$= 32 + 7 + 0.25 + 0.0078$$

$$= (39.2578)_{10}$$

2) $(3FB.4A)_{16} \rightarrow (C)_{10}$

$$\begin{array}{cccccc} 2 & 1 & 0 & -1 & -2 \\ 3 & F & B & 4 & A \end{array}$$

32

$$3 \times 16^2 + 15 \times 16^1 + 17 \times 16^0 + 4 \times 16^{-1} + 10 \times 16^{-2}$$

$$768 + 240 + 17 + 4 \times 0.06 + 0.039$$

$$= (1019.2890)_{10}$$

HW 1) $(10111.1011)_2 \rightarrow (C)_{10}$

2) $(11001.011)_2 \rightarrow (C)_{10}$

3) $(79.88)_{16} \rightarrow (C)_{10}$

4) $(CA3.9B)_{16} \rightarrow (C)_{10}$

5) $(F39.8AB)_{16} \rightarrow (C)_{10}$

1) Ans) 10111.1011

$$2^4 \quad 2^3 \quad 2^2 \quad 2^1 \quad 2^0 \quad 2^{-1} \quad 2^{-2} \quad 2^{-3} \quad 2^{-4} \quad 2^{-5}$$

$$1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 + 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3} + 1 \times 2^{-4} + 1 \times 2^{-5}$$

$$16 + 0 + 4 + 2 + 1 + 0.5 + 0 + 0.125 + 0.0625 + 0.03125$$

$$23 + 0.71875 = \underline{\underline{23.71875}}$$

2) $(11001.011)_2 \rightarrow (C)_{10}$

$$11001.011$$

$$2^3 \quad 2^2 \quad 2^1 \quad 2^0$$

$$1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0 + 1 \times 1 + 0 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3}$$

$$8 + 4 + 0 + 0 + 1 + 0 + 0 + 0.125$$

$$13 + 0.125 = 13.125$$

$$\underline{\underline{12 + 0.375 = 12.375}} \quad (25.375)_{10}$$

$$3) \quad (79.88)_{10} \rightarrow ()_{16}$$

$$16 \overline{) 79}$$

$$4 \rightarrow 15 \quad (79 \rightarrow (4F))_{16}$$

$$0.88 \times 16 = 14.08$$

$$0.08 \times 16 = 1.28$$

$$0.28 \times 16 = 4.48$$

$$0.48 \times 16 = 7.68$$

$$(79.88)_{10} = (4F.E147)_{16}$$

10-A

11-B

12-C

13-D

14-E

$$4) \quad (CA3.9E)_{16} \rightarrow ()_{10}$$

$$C \quad A \quad 3 \quad . \quad 9 \quad E$$

$$12 \cdot 16^2 \quad 16^1 \quad 16^0 \quad 16^{-1} \quad 16^{-2}$$

$$12 \times 16^2 + 10 \times 16^1 + 3 \times 1 + 16^{-1} \times 9 + 16^{-2} \times 14$$

$$3072 + 16 + 3 + 0.5625 + 0.546$$

$$3235 + 0.6171875$$

$$(CA3.9E)_{16} = (3235.6171875)_{10}$$

$$5) \quad (E39.8AB)_{16} \rightarrow ()_{10}$$

F

$$E \quad 3 \quad 9 \quad . \quad 8 \quad A \quad B$$

$$16^2 \quad 16^1 \quad 16^0 \quad 16^{-1} \quad 16^{-2} \quad 16^{-3}$$

$$3584 + 48 + 9 + 0.5 + 0.390625 + 10 \times 10^{-3} (0.0026855)$$

$$3840$$

$$(E39.8AB)_{16} \rightarrow (3897.36415417)_{10}$$

BINARY TO HEXADECIMAL CONVERSION $()_2 \rightarrow ()_{16}$

12 Convert the binary number $(11011.11101)_2 \rightarrow ()_{16}$

Ans

Decimal	Binary	(By adding $2^3, 2^2, 2^1, 2^0$ we shall get 0 0000 the decimal number)	
0	0000		0000-0
1	0001		0100-4
2	0010		0110-6
3	0011		
4	0100		
5	0101		
6	0110		
7	0111	0001 1011 1110 1000	
8	1000	1 B 14 8	
9	1001	(E)	
10	A		
11	B		
12	C		
13	D		
14	E		
15	F		

$(11011.11101)_2 \rightarrow (B.E8)_{16}$

1100 + 1011 +
1101 111
1100

110 +
11

J → L → R
 I → R → L

27 Convert the ^{binary} decimal number $(11011011.110010101)_2 \rightarrow ()_{16}$

Ans

^{3 2 1 0}
1101 1011 . 1110 0101
 D B E 5

$(11011011.110010101)_2 \rightarrow (DB.E5)_{16}$

HEXADECIMAL TO BINARY $()_{16} \rightarrow ()_2$

1? Convert the hexadecimal number $(AB3.7F)_{16} \rightarrow ()_2$

Ans) A B 3 7 F
 1010 1011 0011 0111 1111

$(AB3.7F)_{16} \rightarrow (1010101100110111111)_{2}$

2? Convert hexadecimal number $(1BE.C2E)_{16} \rightarrow ()_2$

Ans 1 B E C 2 E
 0001 1011 1110 1100 0010 1110

$(1BE.C2E)_{16} \rightarrow (000110111110110000101110)_{2}$

BINARY CODED DECIMAL (BCD)

DECIMAL	BCD
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

BCD is also called as
8421 code

In binary coded decimal each decimal digit is represented with 4 bits. BCD code is also called as 8421 code

12 Write the decimal number $(28.59)_{10} \rightarrow ()_{BCD}$

Ans) $\begin{matrix} 2 & 8 & 5 & 9 \\ 0010 & 1000 & 0101 & 1001 \end{matrix}$

$(28.59)_{10} \rightarrow (0010100001011001)_2$

Q2 ADDITION OF BCD NUMBERS

For adding 2 BCD numbers if the result is greater than or equal to 9, the answer is the result itself. But if the result is greater than 9 we have to add $+6$ (0110) to the result.

Add 25 and 15 BCD

$\begin{matrix} 2 & 5 & & 1 & 5 \\ 0010 & 0101 & & 0001 & 0101 \\ \hline 0 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & + \\ 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & \\ \hline 0 & 0 & 1 & 1 & 0 & 1 & 0 & 1 & \rightarrow 29 \\ & & & & 0 & 1 & 1 & 0 & \\ \hline 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & \end{matrix}$

RULES FOR BINARY ADDITION

A	B	Sum	Carry
0	0	0	0
0	1	1	0

? Perform the action of 24 and 18 using BCD

Ans) $\begin{matrix} 2 & 4 & & 1 & 8 \\ 0010 & 0100 & & 0001 & 1000 & & 0 & 0 & 1 & 1 & 1 & 0 & 0 & + \\ \hline 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & + & 1 & 1 & 1 & 0 & 1 & 0 & \\ 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & \\ \hline 0 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & & 4 & & & & 2 & & \end{matrix}$

BCD SUBTRACTION

Digit	9's complement
0	9
1	8
2	7
3	6
4	5

5	4
6	3
7	82
8	1
9	0

On the case of BCD Substraction for 2 numbers we have to take the 9's complement of the 2nd number and add to the 1st number. In this process a carry is generated and add that carry to the answer to get the final result.

Eg. Normal subtraction: $8 - 2 = 6$ BCD Substraction - $8 + 7 = 15 = 6$

12. Perform the subtraction of 79 and 26 in BCD

Ans) $79 - 26 = 53$

$0111 \ 1001 +$
 $011 \ 0011$
 $0100 \ 1100 \rightarrow 6$
 $0110 \rightarrow 6$
 $0111 \ 0010$
 0110
 $0101 \ 0010 +$
 $0100 \ 0011$
5 3

13. Perform the Substraction of 89 and 54 in BCD

Ans) $89 - 54 = 35$

$1000 \ 1001 +$
 $4 \leftarrow 0100 \ 0100 \rightarrow 5$
 $1100 \ 1110 + (14)$
 0110
 $1101 \ 0100 +$
 $0110 \ 0110$
 $0001 \ 1000$
 $0011 \ 0100 +$
 $0011 \ 0101$
3 5

HW 32 Perform the subtraction of 125 and 13 in BCD

Ans $125 - 13 \rightarrow$ (9's complement)
 $\underline{\underline{112}}$

$$\begin{array}{r} 0001 \quad 0010 \quad 0101 \\ 1010 \quad 1010 \quad 0001 \\ \hline 1010 \quad 1011 \quad 0110 \\ \quad \quad \quad 0110 \\ \hline 11011 + 0001 \quad 0001 + \\ - 0110 \quad \quad \quad 0010 \\ \hline 0001 \quad 0001 \quad 0010 \\ \quad \quad \quad 1 \quad \quad \quad 2 \end{array}$$

EXCESS 3 CODE

It is a modified form of BCD code in which we have to add 3 to the decimal digit.
 Eg the excess code of 592
 $592 - 0101 \quad 1001 \quad 0010$
 $1000 \quad 1100 \quad 0101$

EXCESS 3 ADDITION

On the case of excess 3 addition, if we add 2 excess 3 numbers and if a carry is generated add 3 to the answer and if there is no carry generated subtract 3 to the number

12. Perform the addition of 8 and 6 using excess 3

Ans $+ 8 - 1000$ } 9's complement excess 3
 $6 \quad 1001$
 $\hline 14001 \quad 0100$
 $0011 \quad 0011$
 $\hline 0100 \quad 0111$
 $4 \quad 7 \rightarrow$ 9's complement excess 3 reverse
 $\underline{\underline{1 \quad 4}}$

55-


38

32 11 00 1 1001

101

GRAY CODE

Gray code is a unit distance code in which the bit pattern for 2 consecutive numbers differ in only one bit position. It is also known as cyclic codes.

Decimal	Gray	Application:- Truth Table EX-OR (Exclusive OR Gate)												
0	0000													
1	0001													
2	0011													
3	0010													
4	0110	<table border="1"> <thead> <tr> <th>Input</th> <th>Output</th> </tr> <tr> <th>A, B</th> <th>$Y = A \oplus B$</th> </tr> </thead> <tbody> <tr> <td>0 0</td> <td>0</td> </tr> <tr> <td>0 1</td> <td>1</td> </tr> <tr> <td>1 0</td> <td>1</td> </tr> <tr> <td>1 1</td> <td>0</td> </tr> </tbody> </table>	Input	Output	A, B	$Y = A \oplus B$	0 0	0	0 1	1	1 0	1	1 1	0
Input	Output													
A, B	$Y = A \oplus B$													
0 0	0													
0 1	1													
1 0	1													
1 1	0													
5	0111													
6	0101													
7	0100													
8	1100													
9	1101													
10	1111													
11	1110													
12	1010													
13	1011													
14	1001													
15	1000													

GRAY TO BINARY CONVERSION

12, Convert the gray code (101011) \rightarrow (\quad)₂

Ans) Gray code: 101011
MSB

MSB
 Grey code: 1 0 1 0 1 1 (Write MSB as it is)
 Binary code: 1 1 0 0 1 0

Ans = (110010)₂

27. Convert the grey code 11010111 to its binary equivalent.

Ans) 1 1 0 1 0 1 1 1
 Binary code → (10011010)₂

BINARY TO GREY CONVERSION

12. Convert binary code 10011010 to its equivalent grey code

Ans) 1 → 0 → 0 → 1 → 1 → 0 → 1 → 0 MSB as it is
 ↓
 1 1 0 1 0 1 1 1

2) Convert binary number 10111011 to its equivalent grey code

Ans) 1 0 1 1 1 0 1 1
 ↓ " " " " " " "
 1 1 1 0 0 1 1 0

ALPHA NUMERIC CODES


These types of codes consist of both numbers and alphabetic characters. The commonly used alphanumeric codes are

- 1) ASCII → American Standard Code for Information and Interchange
- 2) EBCDIC → Extended Binary Coded Decimal Interchange Code

- * ASCII is a seven bit code in which decimal digits are represented by BCD code preceded by 011
- * The EBCDIC code is represented by BCD code preceded by 1111 in the case of decimal digits \rightarrow It is a 8 bit code.

SIGNED BINARY NUMBERS

The unsigned numbers represent only magnitude. But in the case of signed binary numbers, they are represented with sign magnitude format which is given below:



Eg $+6 \rightarrow 00000110$
 $-6 \rightarrow 10000110$

1. Eg: $+24$ B7 B6 B5 B4 B3 B2 B1 B0
 0 0 0 1 1 0 0 0

2 | 24 $\rightarrow 0$
 2 | 12
 2 | 6 $\rightarrow 0$
 2 | 3 $\rightarrow 0$
 1 $\rightarrow 1$

2. Convert dec $(24)_{10} \rightarrow ()_2$ to its signed binary format

Ans) 11000000

max +ve number $-127 - 01111111$

min +ve number $\rightarrow 128 - 11111111$

2 | 64
 2 | 32 $\rightarrow 0$
 2 | 16 $\rightarrow 0$
 2 | 8 $\rightarrow 0$
 2 | 4 $\rightarrow 0$
 2 | 2 $\rightarrow 0$
 1 $\rightarrow 0$

1000000

ONE'S COMPLEMENT REPRESENTATION

One's complement of a binary number when we change one 1's to 0's and 0's to 1's

12 Find ~~the~~ 1st complement of $(101011)_2$

Ans $(010100)_2$.

2'S COMPLEMENT

2's complement of a number is a number when we add 1 to its complement.

13 Find 2's complement of 1010111

Ans 1st complement \rightarrow $\underline{0101000}$
 2's complement $\quad \underline{0101001}$

MODULE-2

LOGIC GATES

Logic gates are the basic elements that make up a digital system. It is able to operate on 0 or 1 binary inputs to perform a particular logic function.

The different gates

NOR gate

AND

OR


NAND

EX-OR

EX-NOR


Gates	Symbol	Expression	Truth Table:		IC - Structure
1. NOT gate Inverter gate		$Y = \bar{A}$	Input A	Output $Y = \bar{A}$	
2. AND gate		$Y = A \cdot B$	Input A B	Output $Y = A \cdot B$	
3. OR gate		$Y = A + B$	Input A B	Output $Y = A + B$	

4. NOR Gate




$$Y = \overline{A+B}$$

Input		Output
A	B	$Y = \overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0




5. NAND Gate




$$Y = \overline{A \cdot B}$$

Input		Output
A	B	$Y = \overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0




6. XOR gate




$$Y = A \oplus B$$

$$= AB + \overline{A}\overline{B}$$

Input		Output
A	B	$Y = A\overline{B} + \overline{A}B$
0	0	0
0	1	1
1	0	1
1	1	0




7. Exclusive NOR gate



$$Y = \overline{A \oplus B}$$










Input		Output
A	B	$Y = \overline{A \oplus B}$
0	0	1
0	1	0
1	0	0
1	1	1



UNIVERSAL GATES

NAND and NOR are called universal gates because any combination of gate such as not, and or, Ex-NOR, Ex-OR can be implement with these

gates.

Gate	NAND equivalent	NOR equivalent
1.  NOT gate $Y = \bar{A}$	 $Y = \bar{A}$	 $Y = \bar{A}$
2.  AND gate $Y = A \cdot B$	 $Y = A \cdot B$	 $Y = A \cdot B$
3.  OR gate $Y = A + B$	 $Y = A + B$	 $Y = A + B$
4.  XOR gate $Y = A \oplus B$	 $Y = A \oplus B$	 $Y = A \oplus B$
5.  X-NOR $Y = \overline{A \oplus B}$		

BOOLEAN ALGEBRA

Boolean algebra is used to simplify or rearrange boolean equation to make a simple logic circuit.

LAWS OF BOOLEAN ALGEBRA

D. Commutative law

LAW-1. $A + B = B + A$

$$\text{Law 2: } AB = BA$$

2. Associative law

$$\text{Law 1: } A+(B+C) = (A+B)+C$$

$$\text{Law 2: } A(BC) = (AB)C$$

3. Distributive Law

$$A(B+C) = AB+AC$$

RULES IN BOOLEAN ALGEBRA

RULE NO	RULES
1	$A+0 = A$
2	$A+1 = 1$ ($A+B+C+1 = 1$)
3	$A \cdot 0 = 0$
4	$A \cdot 1 = A$
5	$A+A = A$ $\overline{A+B} + A + \overline{A+B} + B$
6	$A+\overline{A} = 1$ $\overline{A+B} + A + \overline{A+B} + B$
7	$A \cdot A = A$ $\overline{A+B} + A + B + \overline{A+B}$
8	$A \cdot \overline{A} = 0$
9	$\overline{\overline{A}} = A$
10	$A+AB = A$
11	$A+\overline{A}B = A+B$
12	$(A+B)(A+C) = A+BC$

DE MORGAN'S LAW

Theorem 1

$$1) \overline{A+B} = \overline{A} \cdot \overline{B}$$

$$2) \overline{AB} = \overline{A} + \overline{B}$$

$$\overline{A \cdot B} \cdot A \cdot \overline{A \cdot B} \cdot B$$

$$\overline{A \cdot B} \cdot A \cdot \overline{A \cdot B} \cdot B$$

$$\overline{(\overline{A+B}) \cdot A} \cdot \overline{(\overline{A+B}) \cdot B}$$

$$1 + \overline{A} \cdot A \cdot \overline{B} + 1$$

Prove that $\overline{AB} = \overline{A} + \overline{B}$

Ans?

A	B	\bar{A}	\bar{B}	$\bar{A}B$	$A\bar{B}$
0	0	1	1	0	0
0	1	1	0	1	0
1	0	0	1	0	1
1	1	0	0	0	0

LHS=RHS

Q2 Simplify the boolean expression $Y = A \cdot \bar{A}C$

Ans) $Y = A \cdot \bar{A}C$
 $= 0 \cdot C \quad (A \cdot \bar{A} = 0)$
 $= 0 \cdot (A \cdot 0) = 0$

Q3 Simplify $Y = ABCD + ABC$

Ans $Y = ABCD + ABC$
 $= ABC(D+1) \quad (A+1=1)$
 $= ABC \cdot 1 \quad (A \cdot 1 = A)$
 $= ABC$

Q4 Simplify $Y = ABCD + A\bar{B}CD$

Ans) $ACD(B+\bar{B})$
 $= ACD \cdot 1 \quad (A+\bar{A}=1)$
 $= \underline{ACD} \quad (A \cdot 1 = A)$

Q5 $Y = A(A+B)$

$= A \cdot A + A \cdot B$
 $= A + AB$
 $= \underline{A}$

Q6 $Y = AB + ABC + AB(D+E)$

$= AB(1+C+D+E)$
 $= AB \quad (A+1=1)$

$$\begin{aligned}
 Y &= AB + \overline{AC} + A\overline{B}C(AB+C) \\
 &= AB + \overline{AC} + A\overline{B}C + AB + ABC \\
 &= AB + \overline{AC} + A\overline{B}C \\
 &= AB + \overline{A} + \overline{C} + A\overline{B}C \\
 &= \overline{A} + B + \overline{C} + A\overline{B} \\
 &= \overline{A} + \overline{C} + B + A \\
 &= 1 + \overline{C} + B \\
 &= \underline{\underline{1}}
 \end{aligned}$$

$$\begin{aligned}
 A + \overline{A}B &= A + B \\
 \overline{A} + AB &= \overline{A} + B \\
 A + \overline{A}\overline{B} &= A + \overline{B} \\
 \overline{A} + A\overline{B}C &= \overline{A} + \overline{B}C
 \end{aligned}$$

ii) $Y = (\overline{A} + B)(A + B)$

$$\begin{aligned}
 &= \overline{A}A + \overline{A}B + AB + B \cdot B \\
 &= 0 + B + \overline{A}B + AB \\
 &= B(\overline{A} + A) \\
 &= \underline{\underline{B}}
 \end{aligned}$$

iii) Simplify $Y = \overline{A\overline{B} + ABC} + A(B + \overline{B})$

$$\begin{aligned}
 &= \overline{A\overline{B} + ABC} + A(A + B) \\
 &= \overline{A\overline{B} + ABC} + A + AB \\
 &= \overline{A\overline{B} + ABC} + A + B + ABC + AB \\
 &= \overline{A\overline{B} + ABC} + A + B + AB + ABC
 \end{aligned}$$

$$\begin{aligned}
 &BC + B \\
 &B \\
 &\overline{A\overline{B} + ABC} + AB \\
 &A(BC + 1) + B
 \end{aligned}$$

$$\begin{aligned}
 Y &= \overline{A\overline{B} + ABC} + A(B + \overline{B}) \\
 &= \overline{A\overline{B} + ABC} + A(B + 1) \\
 &= \overline{A\overline{B} + ABC} + AB + A \\
 &= \overline{A\overline{B} + ABC} + A \\
 &= A + B + ABC \\
 &= A + B + ABC \\
 &= A \cdot B + A + B + C
 \end{aligned}$$

$$\begin{aligned}
 Y &= (\overline{AB} + C) + (\overline{A+B} + C) \\
 &= \overline{AB} + C + \overline{A+B} + C \\
 &= \overline{AB} + \overline{A+B} + C + C \\
 &= \overline{AB} + \overline{A+B} + C \\
 &= \overline{ABC} \cdot \overline{A \cdot B \cdot C} + C \\
 &= (\overline{A+B+C}) (\overline{A+B+C})
 \end{aligned}$$

$$\begin{aligned}
 Y &= \overline{AB} + (C+D) \\
 &= \overline{AB} + \overline{C+D} \\
 &= \overline{AB} + \overline{C+D} \\
 &= (\overline{A+B}) (\overline{C+D}) \\
 &= (\overline{A+B}) (\overline{C+D})
 \end{aligned}$$

$$\begin{aligned}
 Y &= \overline{AB} + (\overline{A+B})C \\
 &= \overline{AB} + \overline{A}C + \overline{B}C
 \end{aligned}$$

$$\begin{aligned}
 Y &= A + \overline{AB} + \overline{A}B + \overline{A}B + \overline{A}B + C + D \\
 &= A + B + \overline{A}B + \overline{A}B + C + D \\
 &= A + B + \overline{A}B (C+D) \\
 &= A + B + C + D + \overline{A}B \\
 &= A + B + A + B + C + D + \overline{A}B \\
 &= \underline{\underline{A + B + C + D}}
 \end{aligned}$$

SUM OF PRODUCTS FORM

Sum of products is a group of product terms together

Eg: SOP - $Y = AB + BC + AC$, $V = \bar{A}\bar{B}C + \bar{A}C + ABC$

POS - $Y = (A+B)(A+C)(B+C)$

Group of sum terms ^{ANDed} together has is POS and SOP.

STANDARD SOP OR CANONICAL SOP

Eg: $\bar{A}\bar{B}C + \bar{A}BC + \bar{A}B\bar{C}$

If each term in SOP and POS contain all the literals then they are called as standard canonical SOP AND POS form.

Literal:- Each variable in a SOP or POS form is called a literal.

12 Convert boolean expression $Y = AB + BC + AC$ into standard and canonical form.

Ans) $Y = AB(C + \bar{C}) + BC(A + \bar{A}) + CA(B + \bar{B})$
 $= ABC + A\bar{B}C + ABC + \bar{A}BC + ABC + A\bar{B}\bar{C}$

27 $Y = A + AB + ABC$

$Y = A(B + \bar{B})(C + \bar{C}) + AB(C + \bar{C}) + ABC$

$Y = A(BC + B\bar{C} + C\bar{B} + \bar{B}\bar{C}) + ABC + A\bar{B}\bar{C} + ABC$

$Y = ABC + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C}$

2 $Y = AB + \bar{A}\bar{B}C + AC\bar{D} + \bar{A}\bar{B}CD$ 10

$Y = AB(C + \bar{C})(D + \bar{D}) + \bar{A}\bar{B}C(D + \bar{D}) + A\bar{C}\bar{D}(B + \bar{B}) + A\bar{B}CD$ standard SOP form

$$\begin{aligned}
 Q) \quad Y &= (A+B)(B+C)(A+C) \\
 Y &= (A+B+C \cdot \bar{C})(B+C+A \cdot \bar{A})(A+C+B \cdot \bar{B}) \\
 Y &= (A+B+C)(A+B+\bar{C})(A+B+C)(\bar{A}+B+C)(A+B+C)(A+B+C) \\
 Y &= (A+B+C)(\bar{A}+B+C)(A+\bar{B}+C)(A+B+\bar{C})
 \end{aligned}$$

$$\begin{aligned}
 Y &= A(A+B)(A+B+C) \\
 Y &= (\bar{A}+B+\bar{B}+C \cdot \bar{C})(A+B+C \cdot \bar{C})(A+B+C) \\
 Y &= (A+B+C)(A+B+\bar{C})(A+B+C)(A+\bar{B}+\bar{C})(A+B+C)(A+B+C)(A+B+C) \\
 Y &= (A+B+C)(A+B+\bar{C})(A+\bar{B}+\bar{C})(A+B+C)
 \end{aligned}$$

MINTERMS AND MAXTERMS

Each individual term is standard SOP \rightarrow Minterms

Each individual term is standard POS \rightarrow Maxterms

$$Y = ABC + \bar{A}\bar{B}C + A\bar{B}\bar{C} \quad (\text{Minterms})$$

$$Y = (A+B+C)(\bar{A}+B+C)(A+\bar{B}+C) \quad (\text{Maxterms})$$

For an n -variable logic fn there are 2^n minterms and maxterms

for $n=2$, we have $2^2=4$ minterm/maxterm

$n=3$, we have $2^3=8$ minterm/maxterm

Draw the table for minterm and maxterm for 3 variable logic fn

Let variable be a, b, c

Variables	Minterm	Maxterm
A B C	m_0	M_0
0 0 0	$\bar{A}\bar{B}\bar{C} = m_0$	$(A+B+C) = M_0$
0 0 1	$\bar{A}\bar{B}C = m_1$	$(A+B+\bar{C}) = M_1$
0 1 0	$\bar{A}B\bar{C} = m_2$	$(A+\bar{B}+C) = M_2$
0 1 1	$\bar{A}BC = m_3$	$(A+\bar{B}+\bar{C}) = M_3$
1 0 0	$A\bar{B}\bar{C} = m_4$	$(\bar{A}+B+C) = M_4$
1 0 1	$A\bar{B}C = m_5$	$(\bar{A}+B+\bar{C}) = M_5$

1 1 0

$ABC\bar{C} = m_6$

$(\bar{A} + \bar{B} + \bar{C}) = m_6$

1 1 1

$ABC = m_7$

$(\bar{A} + \bar{B} + \bar{C}) = m_7$

Q) Write the shorthand notation of the expression

$Y = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C}$

$Y = m_5 + m_2 + m_1$

$Y = \sum m(1, 2, 5)$

Q) Write the shorthand notation of

Ans) $Y = (A + \bar{B} + \bar{C})(\bar{A} + B + \bar{C})(A + B + \bar{C})$

$Y = m_2 + m_5 + m_3$

$Y = m(2, 3, 5)$

$\sum \rightarrow$ Minterm

$\Pi \rightarrow$ Maxterm

Simplify the following expression using boolean expression

1) $Y = \sum m(1, 3, 5, 7)$

$Y = \bar{A}\bar{B}C + \bar{A}BC + A\bar{B}C + ABC$

$Y = (\bar{A}\bar{B} + \bar{A}B + A\bar{B} + AB)C$

$Y = (1 + \bar{A}B + AB)C$

$Y = 1 \cdot C$

$Y = C$

2) $Y = \sum m(0, 1, 2, 3, 4, 6)$ Simplify using boolean algebra

Ans) $\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C$

$\bar{A}\bar{B}(\bar{C} + C) + \bar{C}(\bar{A}\bar{B}C + A\bar{B}\bar{C}) + A\bar{C}(B + \bar{B})$

$\bar{A}\bar{B} + \bar{C}(\bar{A}\bar{B}C + A\bar{B}\bar{C}) + A\bar{C}$

$= \bar{A}\bar{B} + \bar{C}(\bar{A} + A)\bar{B} + A\bar{C}$

$\bar{A}\bar{B} + \bar{C}(\bar{A} + B)$

3) Simplify $Y = \prod m(3, 5, 7)$

$$\begin{aligned}
 &= (\bar{A} + \bar{B} + \bar{C}) + (A + B + \bar{C}) + (\bar{A} + B + C) \\
 &= (A\bar{A} + A\bar{A} + A\bar{C} + B\bar{A} + \dots) + (\bar{A} + \bar{B} + C) \\
 &= \bar{A} + \bar{B} + C \\
 &\text{OR}
 \end{aligned}$$

$$\begin{aligned}
 Y &= \Sigma m(0, 1, 2, 4, 6) \\
 &= \bar{A}\bar{B} + C(A+B)
 \end{aligned}$$

KARNAUGH MAP OR K-MAP OR VEITCH DIAGRAM

K-map is a systematic approach for simplifying any boolean expression. K-MAP is a graphical chart contain boxes called cells. Each cell represents one of 2^n possible combinations that can be formed from n variables. Therefore a 2 variable k-map contains $2^2 = 4$ cells, a 3 variable k-map contains $2^3 = 8$ cells

A 4 variable k-map contains $2^4 = 16$ cells and so on.

	B	\bar{B}									
A	$\bar{A}\bar{B}$	$A\bar{B}$	$\bar{A}B$	AB							
	2 Variable										

	BC	$\bar{B}\bar{C}$	$B\bar{C}$	$\bar{B}C$	BC					
A	$\bar{A}\bar{B}\bar{C}$	$A\bar{B}\bar{C}$	$\bar{A}B\bar{C}$	$AB\bar{C}$	$\bar{A}BC$	$A\bar{B}C$	$\bar{A}BCD$	$A\bar{B}CD$	$\bar{A}BCD$	$ABCD$
A	$\bar{A}\bar{B}C$	$A\bar{B}C$	$\bar{A}BC$	ABC	$\bar{A}BC$	$A\bar{B}C$	$\bar{A}BCD$	$A\bar{B}CD$	$\bar{A}BCD$	$ABCD$
	3 Variable									

	CD	$\bar{C}\bar{D}$	$C\bar{D}$	$\bar{C}D$	CD					
A	$\bar{A}\bar{B}\bar{C}\bar{D}$	$A\bar{B}\bar{C}\bar{D}$	$\bar{A}B\bar{C}\bar{D}$	$AB\bar{C}\bar{D}$	$\bar{A}BC\bar{D}$	$A\bar{B}C\bar{D}$	$\bar{A}BCD$	$A\bar{B}CD$	$\bar{A}BCD$	$ABCD$
A	$\bar{A}\bar{B}C\bar{D}$	$A\bar{B}C\bar{D}$	$\bar{A}BCD$	$ABCD$	$\bar{A}BCD$	$A\bar{B}CD$	$\bar{A}BCD$	$A\bar{B}CD$	$\bar{A}BCD$	$ABCD$
	4 Variable									

A/B	0	1
\bar{A}	00	01
A	10	11


A/B	00	01	11	10
0	000	001	011	010
1	100	101	111	110

A/B/CD	00	01	11	10
00	0000	0001	0011	0010
01	0100	0101	0111	0110
11	1000	1001	1011	1010
10	1000	1001	1011	1010


Grouping of cells

We can group the cells in K-MAP in the order of $2^0, 2^1, 2^2, 2^3, 2^4, \dots$ i.e., 1, 2, 4, 8, 16, ...

Eg: Single cell grouping




Grouping of 2 cells




0, 1 (0 and its complement) cancel each other

1, 1 (1, 0 cancel) each other



Grouping of 4 cells



AB \ CD	00	01	11	10
00		1	1	
01				
11				
10		1	1	

$\overline{B}D$

AB \ CD	00	01	11	10
00	1			1
01				
11				
10	1			1

$\overline{B}D$

Grouping of 8 cells

AB \ CD	00	01	11	10
00	1	1		
01	1	1		
10	1	1		
11	1	1		

$\overline{B}D$

12 Simplify $Y = \sum m(3,7)$ using K MAP

Ans 3 variable K MAP

A \ BC	00	01	11	10
0		1	1	
1				

$\overline{A}C$
 BC

$Y = \underline{\underline{\overline{A}C + BC}}$

27 Simplify $Y = \sum m(1,3,6,7)$ using K MAP

Ans

A \ BC	00	01	11	10
0		1	1	
1			1	1

$\overline{A}C$
 AB

$Y = \overline{A}C + AB$

37 Simplify $Y = \sum m(9,10,11,12,13,15)$ 4 variable K-map


AB \ CD	00	01	11	10
00	0	1	1	2
01	4	5	7	6
10	1	1	1	1
11	8	9	11	10

$\overline{A}C$
 AB AD

$Y = \underline{\underline{AB + AD + \overline{A}C}}$


4) Minimize the expression $Y = A\bar{B}C + \bar{A}\bar{B}C + \bar{A}BC + A\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C}$ using K MAP

Ans) $Y = \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C}$
 $= m_5 + m_1 + m_3 + m_4 + m_0$
 $= \sum m(0, 1, 3, 4, 5)$



$Y = \bar{A}C + B$


5) Reduce expression $Y = \sum m(0, 2, 3, 8, 10, 11, 12, 14)$




$Y = A\bar{D} + \bar{B}C + \bar{B}D$

6) Reduce the above expression using K MAP and draw the logic circuit.

Ans) $Y = \sum m(0, 2, 3, 8, 10, 11, 12, 14)$







2. Reduce the expression $Y = \sum m(1, 2, 4, 5, 11, 12, 13, 15)$



$$Y = \bar{A}\bar{B}D + \bar{B}C + ABD$$

Draw the logic circuit



$$f(A,B,C,D) = \overline{A} \overline{C} \overline{D} + A \overline{B} \overline{D} + \overline{B} C$$

$$= \overline{A} \overline{C} \overline{D} + \overline{A} \overline{B} \overline{D} + \overline{B} C$$

$$= \overline{A} (\overline{C} \overline{D} + \overline{B} \overline{D}) + \overline{B} C$$

$$= \overline{A} (\overline{D} (\overline{C} + \overline{B})) + \overline{B} C$$

$$= \overline{A} \overline{D} (\overline{C} + \overline{B}) + \overline{B} C$$

$$= \overline{A} \overline{D} (\overline{B+C}) + \overline{B} C$$

$$= \overline{A} \overline{D} \overline{B+C} + \overline{B} C$$

$$= \overline{A} \overline{D} \overline{B+C} + \overline{B} C$$

$$(A+B) = \overline{A \cdot B}$$

$$f(A,B,C,D) = (A+C+D) (\overline{A+B+D}) (B+C)$$

(DeMorgan's Theorem)

$\pi m =$
 $\Sigma m =$

DON'T CARE CONDITION

1) $Y = \Sigma m(1, 3, 7, 11, 13) + \Sigma d(0, 2, 4)$

AB \ CD	00	01	11	10
00	X	1	1	X
01	X			
11	1	1	1	
10				

$x \rightarrow 1$
 $y \rightarrow 1$

$\overline{A} \overline{B} \quad Y = \overline{A} \overline{B} + CD$

2) $Y = \Sigma m(5, 6, 7, 12, 13) + \Sigma d(4, 9, 10, 15)$

AB \ CD	00	01	11	10
00				
01	X	1	1	1
11	1	1	X	X
10		X		

$\rightarrow B$

$Y = B$

Reduce the following function

$Y = \pi m(0, 3, 4, 7, 8, 10, 12, 14) + \Sigma d(2, 5)$

AB \ CD	00	01	11	10
00	0		0	X
01	0		0	X
11	0		0	0
10	0		0	0

AB \ CD	00	01	11	10
00	0		0	X _a
01	0		0	X _b
10	0			0
11	0			0

Annotations: \bar{D} (pointing to column 00), $\bar{A}C$ (pointing to row 00), $\bar{D} + \bar{A}C$ (pointing to the combined area).

$\sigma m \rightarrow X \rightarrow 1$
 $\pi m \rightarrow X \rightarrow 0$

$$\bar{Y} = \bar{D} + \bar{A}C$$

$$Y = \overline{\bar{D} + \bar{A}C}$$

$$= \bar{D} + \bar{A}C$$

$$= D \cdot (\bar{A} + C)$$

$$= D \cdot (A + \bar{C})$$

42 $Y = A + AB + AC$

$$= A(B + \bar{B}) + C(\bar{C} + C) + AB(C + \bar{C}) + AC(B + \bar{B})$$

$$= A(B\bar{C} + B\bar{C} + \bar{B}C + \bar{B}C) + ABC + ABC + A\bar{B}C + A\bar{B}C$$

$$ABC + \underline{ABC} + ABC + A\bar{B}C$$

$$Y = \sum m(3, 4, 6, 7)$$

$$Y = \pi m(0, 2, 1, 3)$$

A \ B	00	01	10	11
0	0	1	3	2
1	1	5	7	6

Annotation: $\rightarrow A$ (pointing to the bottom row)

N^o MODULE-1

1's and 2's COMPLEMENT SUBTRACTION

12 Subtract 25 - 15

Ans $(25)_{10} \rightarrow (101001)_2$

$(15)_{10} \rightarrow (01111)_2$

110'

2 15	2 25	2 25
2 7 → 1	2 12 → 1	2 12 → 1
2 3 → 1	2 6 → 0	2 6 → 0
2 2 → 1	2 3 → 0	2 3 → 0
1 → 1	2 2 → 1	2 2 → 1
	1 → 1	2 1 → 1

$$\begin{array}{r}
 11001+ \\
 10000 \\
 \hline
 01001+ \\
 1 \\
 \hline
 01010
 \end{array}$$

Steps for one's complement subtraction.

CASE-1

If the second number is smaller than the first number

- 1) Find the one's complement of the smaller number
- 2) Add this number to the larger number
- 3) Remove the carry and add it to the result. This carry is called end around carry.

12. Subtract 55 from 67 using one's complement subtraction.

Ans) Step-1 \rightarrow 1's complement of smaller number

$55 \rightarrow 101111$ $67 \rightarrow 100011$
 55 1's complement 010000

$$\begin{array}{r}
 100011+ \\
 010000 \\
 \hline
 000111 \\
 1 \\
 \hline
 000110 \rightarrow
 \end{array}$$

$2 \overline{) 55} \rightarrow 27 \rightarrow 1$
 $2 \overline{) 27} \rightarrow 13 \rightarrow 1$
 $2 \overline{) 13} \rightarrow 6 \rightarrow 1$
 $2 \overline{) 6} \rightarrow 3 \rightarrow 0$
 $1 \rightarrow 0$
 $2 \overline{) 67} \rightarrow 33 \rightarrow 1$
 $2 \overline{) 33} \rightarrow 16 \rightarrow 1$
 $2 \overline{) 16} \rightarrow 8 \rightarrow 0$
 $2 \overline{) 8} \rightarrow 4 \rightarrow 0$
 $2 \overline{) 4} \rightarrow 2 \rightarrow 0$
 $1 \rightarrow 1$

CASE-2 1st number is smaller than the second number

- 1) Find 1's complement of the larger number or second number add this to the smaller number
- 2) The answer is the one's complement of the true result and is opposite in sign also there is no carry

12. Subtract $55 - 67$ using 1's complement method

Ans) Step 1 1's complement of larger number

$$\begin{array}{r}
 55 \rightarrow 110111 \quad 67 \rightarrow 1000011 \\
 01101111 + \\
 0111100 \\
 \hline
 110011 \rightarrow -(001100)_2
 \end{array}$$

2's COMPLEMENT SUBTRACTION

CASE-1 \rightarrow Smaller number from larger number.

- 1) Find 2's complement of smaller number
- 2) Add this to this larger number
- 3) Avoid or omit the carry

13. $(13)_{10} - (7)_{10} \rightarrow$ Subtract using 2's complement method

$$\begin{array}{r}
 13 \rightarrow 1101 \quad 7 \rightarrow 111 \\
 0111 \rightarrow 1000 + \\
 01101 + \\
 1001 \\
 \hline
 0110 \rightarrow 6
 \end{array}$$

3) Discard the carry Ans = $(0110)_2$

$$\begin{array}{r}
 13 - \\
 7 \\
 \hline
 6
 \end{array}
 \quad
 \begin{array}{r}
 2 \overline{) 13} \\
 \underline{6} \rightarrow 1 \\
 2 \overline{) 3} \rightarrow 0 \\
 1 \rightarrow 1
 \end{array}$$

CASE-2

1) The 1st number is smaller than the second number.

$$3) (39.28)_{10} \rightarrow ()_8$$

$$\begin{array}{r} 8 \overline{) 39} \\ 4 \rightarrow 7 \end{array}$$

$$0.28 \times 8 = 2.24$$

$$0.24 \times 8 = 1.92$$

$$0.92 \times 8 = 7.36$$

$$0.36 \times 8 = 2.88$$

$$(39.28)_{10} \rightarrow (47.2172)_8$$

$$\begin{array}{r} 8 \overline{) 72} \\ 9 \rightarrow 0 \end{array}$$

$$4) (72.35)_8 \rightarrow ()_{10}$$

$$\begin{aligned} \text{Ans) } 7 \times 8^1 + 2 \times 8^0 + 3 \times 8^{-1} + 5 \times 8^{-2} \\ 56 + 12 + 0.375 + 0.3125 \\ = (68.45)_{10} \end{aligned}$$

$$5) (57.83)_8 \rightarrow ()_2$$

$$\text{Ans) } \begin{array}{cccc} 5 & 7 & 4 & 3 \\ \hline 101 & 111 & 100 & 011 \end{array} = (101111.100011)_2$$

$$6) (274.635)_8 \rightarrow ()_2$$

$$\begin{array}{cccccc} 2 & 7 & 4 & 6 & 3 & 5 \\ \hline 010 & 011 & 100 & 110 & 011 & 101 \end{array} = (010111100.1100110)_2$$

BINARY TO OCTAL

$$7) (1011101.1110011)_2 \rightarrow ()_8$$

$$\begin{array}{cccccc} 001 & 011 & 101 & 111 & 001 & 100 \\ \hline 1 & 3 & 5 & 7 & 1 & 4 \end{array} = (135.714)_8$$

27. $(11011.1101)_2 \rightarrow ()_8 \rightarrow (33.64)_8$

$$\begin{array}{cccc} 011011 & \cdot & 110100 & \\ \hline 3 & 3 & \cdot & 6 & 4 \end{array}$$

OCTAL TO HEXADECIMAL $()_8 \rightarrow ()_{16}$


12. $(415.373)_8 \rightarrow ()_{16}$

$()_8 \rightarrow ()_2$ $\begin{array}{cccccc} 4 & 1 & 5 & 3 & 7 & 3 \\ \hline 100 & 001 & 101 & 011 & 111 & 011 \end{array} \rightarrow (10000110101111011)_2$ $\left. \begin{array}{l} 7 \\ 10 \end{array} \right\} - 10$

$$\begin{array}{cccccccc} 0100 & 0011 & 1010 & 1111 & 0110 & 0000 & 1010 & 01111011000 \\ \hline A & B & A & F & 6 & 0 & D & 7 D 8 \end{array}$$

MODULE-3

COMBINATIONAL LOGIC CIRCUITS



When logic gates are connected together to produce a specified output or a specified combinations of input variables with no storage involved is called combinational logic circuits.


ADDERS

- 1) HALF ADDER
- 2) FULL ADDER

HALF ADDER


Input		Output	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

KMAP



Sum $\rightarrow A\bar{B} + \bar{A}B$
 $= A \oplus B$

Carry $= AB$




FULL ADDER

Input			Output		KMAP	
A	B	C	Sum	Carry	AB	CD
0	0	0	0	0	00	00
0	0	1	1	0	00	01
0	1	0	1	0	01	00
0	1	1	0	1	01	01
1	0	0	1	0	10	00
1	0	1	0	1	10	01
1	1	0	0	1	11	00
1	1	1	1	1	11	01


$Y = \sum m(0, 2, 4, 6)$
 $Y = \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}\overline{C} + AB\overline{C}$

$Y = AC_{in} + BC_{in} + AB$



Implementation of full adder using 2 half adder

$Sum = C_{in} \oplus (A \oplus B)$
 $Count = AB + C_{in} (A \oplus B)$



Rules for Subtraction


Half Subtractor

A	B	Difference	Borrow	Add Input and Output = Truth Table
0	0	0	0	
0	1	1	1	
1	0	1	0	
1	1	0	0	

Difference

Find difference and borrow using K-MAP

A \ B	0	1
0		1 → $\bar{A}B$
1	1 → $A\bar{B}$	
	V_{AB}	



Borrow

A \ B	0	1
0		1 → $\bar{A}B$
1		

Full Subtractor


Inputs			Outputs	
A	B	Bn	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1

	$\overline{A}BC$				
	BC	00	01	11	10
A	0		1		1
	1	1		1	

$\rightarrow \overline{A}BC$ $Y = \overline{A}BC + ABC + \overline{A}B\overline{C} + A\overline{B}\overline{C}$

	$\overline{A}C$				
	BC	00	01	11	10
A	0		1	1	
	1			1	

$\rightarrow \overline{A}C$ $Y = \overline{A}C + \overline{A}B + BC$




Procedure for designing a combinational circuit


- 1) Problem definition
- 2) Determination of input and output variables
- 3) Assigning letter symbols to input output variable.
- 4) Derivation of truth table
- 5) Obtain simplified boolean expression
- 6) Obtain logic diagram

Design a combination logic circuit with 3 input variables that will produce a logic 1 output more than one input variable are logic 1

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1




$Y = AB + AC + BC$




ADDER	SUBTRACTOR	MULTIPLEXER	DEMULTIPLEXER
• Half Adder	• Half Subtractor	• 2:1	• 1:2
• Full Adder	• Full Subtractor	• 4:1	• 1:4
		• 8:1	• 1:8

DECODER	ENCODER
$n:2^n$	$2^n:n$
2 to 4	4 to 2
3 to 8	8 to 3
4 to 16	16 to 4




- * But a parallel adder is a ^{combinational} digital circuit capable of adding two binary numbers greater than 1 bit.
- * It consists of full adders connected in a chain where the output carry from each full adder is connected to the carry input of the next higher order full adder in the chain.
- * An n-bit parallel adder requires n full adders to perform the operation.

Draw the circuit to a 4-bit parallel adder.



Serial Adder

- * Parallel adder performs the addition at high speed but disadvantage is that it requires a large amount of logic circuits.
- * Serial adder performs bit by bit addition so it requires simple circuitry than parallel adder but require low speed of operation.




Multiplexer (MUX)

- 1) Multiplexer is a digital circuit that has multiple inputs and single output
- 2) It is also known as a data selector
- 3) The selection of particular input lines is controlled

- by set of selection lines.
- Normally there are 2ⁿ input lines and a selection whose bit combination determines which input is selected.
- Multiplexer is "Many one".

Multiplexer (MUX)




DIFF types of MUX

- 2:1 } MUX 2ⁿ n → Selection Lines
- 4:1 } 2ⁿ → Input lines
- 8:1 } 1 → Output lines


2:1 MUX $Z = D_0 \bar{S}_0 + D_1 S_0$

Truth Table




S ₀	Output Z
0	D ₀
1	D ₁

Select signal S₀




4:1 MUX





S ₁	S ₀	Output Z
0	0	D ₀
0	1	D ₁
1	0	D ₂
1	1	D ₃

8:1 MUX




$$Z = \overline{S_2} \overline{S_1} \overline{S_0} D_0 + \overline{S_2} \overline{S_1} S_0 D_1 + \overline{S_2} S_1 \overline{S_0} D_2 + S_2 \overline{S_1} \overline{S_0} D_3 + S_2 \overline{S_1} S_0 D_4 + S_2 S_1 \overline{S_0} D_5 + S_2 S_1 S_0 D_6 + S_2 S_1 S_0 D_7$$





1) Implement the following function 8:1 Mux $f(x,y,z) = \sum m(0,2,3,7)$


S_2 X	S_1 Y	S_0 Z	Z F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0




2) Use 4:1 MUX $f(ABC) = \sum m(1,2,4,7)$

Implementation table.

	D_0	D_1	D_2	D_3
\bar{A}	0	①	②	3
A	④	5	6	⑦
	A	\bar{A}	\bar{A}	A




3) Implement the expression $f(ABC) = \sum m(1,3,5,6)$ using 4:1 multiplexer




2 Implement boolean expression $f(ABCD) = \sum m(0,1,3,4,8,9,15)$

8:1

	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
A	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15
	1	1	0	A	A	0	0	A




2. Implement the function $f(A,B,C,D) = \sum m(0,1,2,6,9,12,14)$ using 4:1 MUX



Implementation table

	D ₀	D ₁	D ₂	D ₃		D ₀	D ₁	D ₂	D ₃
A	0	1	2	3		0	1	2	3
A	4	5	6	7		4	5	6	7
	A	A	1	0		A	A	A	0

	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
\bar{A}	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15
\bar{A}	1	\bar{A}	0	1	0	1	0	




2. Implement full adder using 4:1 MUX

A	B	C	Output	
0	0	0	Sum	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


	D ₀	D ₁	D ₂	D ₃	
\bar{A}	0	1	2	3	→ Carry
A	4	5	6	7	
\bar{A}	A	A	1		

	D ₀	D ₁	D ₂	D ₃	
\bar{A}	0	1	2	3	→ Sum
A	4	5	6	7	
A	\bar{A}	\bar{A}	A		




2. Implement the function $f(ABCD) = \sum m(0, 2, 6, 10, 11, 13, 12)$
 + $\sum d(3, 8, 14)$ use 8:1 multiplexer.

	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
\bar{A}	①	1	②	③	4	5	⑥	7
A	⑧	9	⑩	⑪	⑫	⑬	⑭	15
	1	0	1	1	A	A	1	0



DEMULTIPLEXER (DEMUX)

- * Demultiplexer is a digital circuit that has multiple output and a single input
- * It is known as Data distributor
- * The section of particular output line is controlled by set of selection lines.
- * Normally there are 2ⁿ output lines and n selection lines whose bit combination determines which input is selected
- * Therefore demultiplexer is 'One to Many'



TYPES OF MULTIPLEXER

- 1:2
- 1:4
- 1:8
- 1:16

Multiplexer IC \rightarrow
 \downarrow 74150 (16:1)
 74151 (8:1) \rightarrow Multiplexer


$n \rightarrow$ Selection Lines
 $2^n \rightarrow$ Output Lines
 $1 \rightarrow$ Input Lines

1X2 DEMUX

S_0	Y_0	Y_1
0	F	0
1	0	F


$$Y_0 = \overline{S_0} F + S_0 \cdot 0 = \overline{S_0} F$$

$$Y_1 = \overline{S_0} \cdot 0 + S_0 F = S_0 F \quad DN=0$$




1:4 Demultiplexer

S_0	S_1	Y_0	Y_1	Y_2	Y_3
0	0	D	0	0	0
0	1	0	D	0	0
1	0	0	0	D	0
1	1	0	0	0	D




1.8 Demultiplexer

S ₀	S ₁	S ₂	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0




D



Design a 1:8 Demultiplexer 2 1:4 Demultiplexer

Ans)




2. Implement full Subtractor using Demux.

Full Subtractor

Truth Table


A	B	C	D	B
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	0
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



2. Full adder using demultiplexer

Truth Table

A	B	C	D	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1





Decoder

It is a combinational circuits that converts from information from n input lines to a maximum of 2^n output lines,
 Eg: 2:4, 3:8, 4:16


2:4 Decoder


Input		Output			
A	B	Y_0	Y_1	Y_2	Y_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1




3:8 Decoder

Input			Output							
A	B	C	Y_0	Y_1	Y_2	Y_3	Y_4	Y_5	Y_6	Y_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	1	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1






Implement boolean function using decoder
 $F_1(A, B, C) = \sum m(1, 2, 5, 6)$



ENCODER


- Encoder is the inverse operation of decoder.
- * Multiple input, Multiple output logic circuits which converts coded inputs to coded outputs where the inputs and outputs are different



Decoder consist of n outputs and 2^n max possible inputs.

Eg: 4 to 2 8 to 3 16 to 4


Logic Circuit



Input				Output	
D0	D1	D2	D3	A	B
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1


Truth Table

8:3



Inputs								Output		
D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	A	B	C
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

D₀ D₁ D₂ D₃ D₄ D₅ D₆ D₇



Priority Encoder

* A priority encoder is one of the types of encoders in which an order is imposed to the inputs that means compared with the standard encoder. It includes the priority function.

* It is based on relative magnitude of output.

Priority Encoder

Input				Output		
D ₀	D ₁	D ₂	D ₃	Y ₁	Y ₀	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

$$Y_1 = D_3 + D_3 D_2 = D_3 - D_3 D_2$$

$$Y_0 = D_3 + \overline{D_3} \overline{D_2} D_1 = D_3 - \overline{D_2} D_1$$

$$V = D_3 + D_2 - D_1 + D_0$$


BCD ADDER

Input				Output
S ₃	S ₂	S ₁	S ₀	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

S ₃ S ₂	S ₁ S ₀	00	01	10	11
00	00	0	1	3	2
01	00	4	5	7	6
10	00	12	13	15	14
10	01	8	9	11	10


→ S₃S₂ (circled 12, 13, 15, 14)
→ S₁S₀ (circled 8, 9, 11, 10)

$$Y = S_3 S_2 + S_1 S_0$$



MODULE - 4

SEQUENTIAL CIRCUITS



As shown in the figure is a sequential circuit in which memory elements are connected to the combinational circuit as a feedback path. Information stored in the memory elements at any given time defines the present state of sequential circuit. The present state and external inputs determine the outputs and next stage of the sequential circuit.

We can specify the sequential circuit by a line sequence of external inputs, internal states, (present state and next state) and outputs.

LATCHES AND FLIP FLOPS

These are bistable elements which are the basic building blocks of most sequential circuits. The main difference between latch and flipflops is in the method used for changing their state. We use the name flipflop for a sequential device that normally samples its inputs and changes its outputs only at times determined by the clocking signal.

On the other hand the name latch for a sequential device can be used when it checks all of its inputs continuously and changes its output accordingly at any time independent of clocking signal.

LEVEL TRIGGERING.


* In the level triggering, the output state is allowed to change according to input when active level is maintained at the enable input,

* There are 2 types of level triggered latches

- 1) Positive level triggering
- 2) Negative level triggering

Positive level triggering

* The output of flip flop responds to input change only when enable input is high




(Edge is not considered)

Negative level triggering

The output of flip-flop responds to the input changes only when its enable input is low

Enable
input
(E)



Flip flop is enabled only when level of E input is low.

Edge Triggering


In the edge triggering the output responds to the changes in the input only at the +ve or -ve edge of the clock pulse at clock input

- * Two types of edge triggering
- 1) Positive edge triggering
 - 2) Negative edge triggering

Positive edge Triggering

Here the output responds to the changes in the input only at the positive edge of the clock pulse at clock input


clock
input



output responds only at the possible edges of t

Negative edge triggering

Output responds to the changes in the input only at negative edge of the clock pulse at clock input



Output responds only at the negative edges of p/s.


Latch

- * Building block of sequential circuit, built using logic gates
- * Check input continuously and changes output correspondingly
- * Work with only binary inputs
- * Cannot used as register
- * Latches are level triggered

Flipflop

- * Building block of sequential circuit built using latches
- * Check the input continuously and check the output in a continuous manner only in clock signal
- * Work with binary input and clock signal can be used as register
- * Flipflops are edge triggered.


SR Latch Nand



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0


Truth Table (Nand)

SR Nor



S	R	Q	Q-bar	State
0	0	X	X	Invalid
0	1	1	0	Set
1	0	0	1	Reset
1	1	Nc	Nc	Memory


SR FLIPFLOP




S	R	Q_{n+1}	State
0	0	Q_n	Memory
0	1	0	Reset
1	0	1	Set
1	1	X	Invalid.

D FLIPFLOP (Delay FlipFlop)

Logic Diagram




The S input is made high to store 1 in the flipflop and R input is made high to store 0 in flip-flop





D	Q_{n+1}	STATE
0	0	Reset
1	1	Set

JK flipflop (Jack Kilby)



J	K	Q _{n+1}	State
0	0	Q _n	Memory
0	1	0	Reset
1	0	1	Set
1	1	Q _n '	Toggle


T-FLIPFLOP



T	Q _{n+1}	State
0	Q _n	Memory
1	Q _n '	Toggle

Race around Condition


- In JK flip flop when $J=K=1$, the output toggles output changes either from 0 to 1 or 1 to 0
 - * For JR flip flop when $J=K=1$ and $k=1$ clock is too long then, this state of FF keeps on toggle which leads to uncertainty in determining its output state of flip flop
- This problem is called Race around condition



Methods for eliminating race around condition

Master slave JKSR flipflop.


A master slave flipflop is constructed from 2 flipflops. One circuit serves as a master 1st. the other needs a slave and the overall circuit is referred as master slave flipflop




Master slave JK flipflop

- * When $clk=1$, 1st FF is enabled & is inhibited
 - * When $clk=0$, 1st is inhibited, 2nd is enabled
- 1st \rightarrow Master
2nd \rightarrow Slave

Master slave JK





FLIPFLOP CONVERSION

1) SR to D FlipFlop.

Excitation table

Excitation				
D	Q _n	Q _{n+1}	S	R
0	0	0	0	X
0	0	1	1	0
1	1	0	0	1
1	1	1	X	0

Characteristic Table

Q _n	S	Q	Q _{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

Excitation of SR


Input	P _S	N _S	FF
D	Q _n	Q _{n+1}	S R
0	0	0	0 X
0	1	0	0 0
1	0	1	0 0
1	1	1	X 0

		S	
D	Q _n	0	1
0	0		
1	1	X	

S = D

		R	
D	Q _n	0	1
0	0	X	0
1	1		

R = D̄



SRFF TO JKFF

Input		PS	Ns	FF inputs	
J	K	Q _n	Q _{n+1}	S	R
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	X	0
1	1	0	1	1	0
1	1	1	0	0	1

For writing refer to the table
 FF inputs
 refer excitation table

S


J \ KQ _n	00	01	11	10
0		X		
1	1	X	1	

$S = JK\bar{Q}_n$

R

J \ KQ _n	00	01	11	10
0	X	1	X	
1		1		

$R = KQ_n$



SRFF TO T

Input		PS	Ns	FF inputs	
T	Q _n	Q _{n+1}	S	R	
0	0	0	0	X	
0	1	1	X	0	
1	0	1	1	0	
1	1	0	0	1	

S


T \ R	0	1
0		X
1	1	

$S = T\bar{Q}_n$

R

T \ R	0	1
0	X	
1	1	1

$R = TQ_n$






EXCITATION OF JK FLIPFLOP

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0


JKFF TO TFF

Input	PS	NS	FF	Ups
T	Q_n	Q_{n+1}	J	K
0	0	0	0	X
0	1	1	0	0
1	0	1	X	X
1	1	0	X	1



JR to DFF



Input	PS	NS	FF	Ups
D	Q_n	Q_{n+1}	J	K
0	0	0	0	X
0	1	0	X	1
1	0	1	1	X
1	1	1	X	0



DFF TO TFF

Excitation table of D

Inputs	PS	NS	FF c'ns	Q_n	Q_{n+1}	D
T	Q_n	Q_{n+1}	D			
0	0	0	0	0	0	0
0	1	1	1	1	0	0
1	0	1	1	1	1	1
1	1	0	0	0	1	1




$$D = T\bar{Q}_n + \bar{T}Q_n = T \oplus Q_n$$


TFF TO DFF

Excitation Table of T

Inputs	PS	NS	FF c'ns	Q_n	Q_{n+1}	T
D	Q_n	Q_{n+1}	T			
0	0	0	0	0	0	0
0	1	0	1	0	1	1
1	0	1	1	1	0	1
1	1	1	0	1	1	0



$$T = D\bar{Q}_n + \bar{D}Q_n = D \oplus Q_n$$









REGISTERS

Register is a group of flipflops. A flipflop can store 1 bit of information. So a n bit register is a group of n flipflops and is capable of storing any binary information containing n bits.

Shift registers


The binary information or data in a register can be moved from one stage to another within the register or into or out of the register, with the application of clock pulse. This type of movement or shifting is used in arithmetic or logical operations. The register's used for this purpose is called shift registers.



TYPES OF SHIFT REGISTER

- 1) SISO \rightarrow Serial in serial out
- 2) SIPO \rightarrow Serial in parallel out
- 3) PISO \rightarrow Parallel in serial out
- 4) PIPD Parallel in Parallel out


SISO \rightarrow Serial in Serial out





Eg:

QA	QB	Qc	Qd	
0	0	0	0	\rightarrow 1
1	0	0	0	\rightarrow A
1	1	0	0	\rightarrow B
1	1	1	0	\rightarrow C
1	1	1	1	\rightarrow D

SIPO Serial in parallel out





The PISO of shift register it consist of a control signal shift/load path

When shift/load path is low, G_1, G_2, G_3 will be enabled and G_4, G_5, G_6 will be disabled then the data will be loaded to all respective flipflops.


When the shift or load path signal is high, G_4, G_5, G_6 will be enabled and G_1, G_2, G_3 will be disabled. After that the data will be shifted in serial manner.

Application of shift register.

- 1) Delay line
- 2) Serial to parallel convert.
- 3) Parallel to Serial convert.
- 4) Shift register counters
 - 1) Ring counter


2) Johnson counter

Ring Counter




CP	QA	QB	QC	QD
0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	0	0	0	1

The figure shows the 4 bit ring counter using D ff. It consist 2 additional inputs preset and clear. To the first ff to make the state of the first flipflop as logic 1 and the remaining flipflops are cleared with the help of CLR input. By the application of clock pulse the output of first ff is shifted to next flipflop and so on. That means the o/p shifts in a serial manner from 1st ff to last ff in the form of ring.




Johnson Counter



CP

CP	QA	QB	QC	QD
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1



Counter

Counter is a sequential circuit. A digital circuit which counting pulses is known counter. Counter is wide application of flipflop.

2 types of counter


- 1) Asynchronous count.
- 2) Synchronous counter

Asynchronous counter


All the flipflop do not receive the same clock signal called as asynchronous counter. The output of system clock signal only to first flip flop. The remaining flip-flops receive the clock signal from output of its previous stage flip flop. Hence the outputs of all flipflops do not change.

3 BIT Asynchronous counter

* It consists of 3 JK flipflop



Timing Diagram



clock	QA	QB	QC
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1


Design 4 bit asynchronous upcounter using 4 flipflops.

Asynchronous Down Counter

1) The down counter will count downwards from a maximum count is zero.



2) On 4 bit

4 bit Asynchronous down counter



Modulo Counter 6

Eg: Modulo 0 → 8 - 0 → 101 count upto 4
 Modulo 0 → 9 → 0 → 1001 count upto 8



Steps to design synchronous counter

Decide the number of flipflops



Excitation table of flipflops



State diagram and circuit excitation table



Obtain simplified equation using k-map



Draw the logic diagram

Design a mod 5 counter using JK flipflop.

① $2^3 > 5$

$3 > 5$

$3 \rightarrow$ No. of ffs = 3

②

PS	NS	T	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

③

PS			NS			FF ffs					
Q_C	Q_B	Q_A	Q_{C+1}	Q_{B+1}	Q_{A+1}	J_C	K_C	J_B	K_B	J_A	K_A
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	1	0	0	1	X	X	X	X	1
1	0	0	0	0	0	X	1	0	X	0	X
1	0	0		0	0						

Jc

Q_c	$Q_B Q_A$	00	01	11	10
0			1		
1	X	X	X	X	

$J_c = Q_B Q_A$

Kc

Q_c	$Q_B Q_A$	00	01	11	10
0	X	X	X	X	
1	1	X	X	X	

$K_c = \overline{Q_B Q_A}$ $K_c = 1$

Jb

Q_b	Q_A	0	1	1	0
0	0	1	X	X	
1	0	X	X	X	

$J_b = Q_A$

Kb

Q_b	Q_A	0	1	1	0
0	X	X	1	0	
1	X	X	X	X	

$K_b = Q_A$

Ja


Q_a	Q_c	0	1	1	0
0	0	X	X	X	
1	0	X	X	X	

$J_a = \overline{Q_c}$


Ka

Q_a	Q_c	0	1	1	0
0	X	1	1	X	
1	X	X	X	X	

$K_a = 1$



2 Design a decade counter using T flipflop



Redrawn

Excitation table

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Circuit excitation table

PS				NS				TAS			
Q_D	Q_C	Q_B	Q_A	Q_D	Q_C	Q_B	Q_A	T_D	T_C	T_B	T_A
0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	0
0	0	1	0	0	1	1	0	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	1	0	1	0	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	1	1	1	0	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	0	0	0	0	1	0	0	1
1	0	1	0	x	x	x	x	x	x	x	x
1	0	1	1	x	x	x	x	x	x	x	x

T_D

$Q_C Q_B$	Q_D	00	01	10	11
00	0	0	1	0	0
01	0	0	0	1	0
10	1	1	1	0	0
11	1	1	0	1	0

$Q_C Q_B + Q_C Q_D$

$Q_D Q_C + Q_C Q_A Q_B$

$Q_A Q_D + Q_A Q_B Q_C$

T_C

$Q_C Q_B$	Q_D	00	01	10	11
00	0	0	1	0	0
01	0	0	0	1	0
10	1	x	x	x	x
11	1	0	0	x	x


$T_C = Q_A Q_B$

$Q_C Q_D$	$Q_A Q_B$	00	01	11	10
00			1	1	1
01			1	1	1
11	X	X	X	X	X
10			X	X	X

$T_B = Q_A \overline{Q_D}$

$Q_C Q_D$	$Q_A Q_B$	00	01	11	10
00		1	0	1	1
01		1	1	1	1
11	X	X	X	X	X
10		1	1	X	X

$T_A = 1$



- ? Design mod 7 counter using JKFF
- ? Design a 3 bit down counter (synchronous) using T flipflop
- ? Design a 3 bit updown counter using J/K flipflop. (synchronous)

UD Qc Qb Qa (down counter)

Logic family/Level of Integration

Scheme	gates/chip	
Small scale Integration (SSI)	42	(SSI)
Medium Scale Integration	12-99	(MSI)
Large Scale Integration	1000	(LSI)
Very large Integration	10K	(VLSI)
Ultra large Integration	1000K	(ULSI)
Giga large Integration	1Mg	(GSI)

Terms used in Digital Logic family


Logic families can be classified broadly according to the technology they are built with.

- 1) Diode Logic (DL)
- 2) Resistor-Transistor logic (RTL)
- 3) Diode-Transistor logic (DTL)
- 4) Emitter coupled logic (ECL)
- 5) Transistor-Transistor logic (TTL)
- 6) CMOS logic.

Terms

- 1) Threshold voltage - Voltage at input of gate that causes a change in state of output from 1 logic level to the another.

2) Propagation delay:



A pulse through a gate takes a certain amount of time to propagate from input to output. This interval of time is called propagation delay of gate. It is expressed as the average transition delay (t_{pd})

$$t_{pd} = \frac{t_{pLH} + t_{pHL}}{2}$$

Power dissipation

The power dissipation P_d of a logic gate vs power required by the gate due to cycles of specified frequency is expressed using milliwatt. The power dissipation of a gate

V_{CC} - gate supply voltage

I_{CC} - Avg current drawn from the supply by the IC

$$P_d = \frac{I_{CC} \times V_{CC}}{a}$$

Fan in

Fan in of a logic gate is defined as the number of inputs that the gate is designed to handle.

Fan out (Loading factor)

Fan out is the different as the maximum no. of loads that output of the gate can drive without impairing its normal operation.

Current and voltage parameters

$V_{IH}(\min)$

High level input voltage is the minimum voltage level required for a logical one at an input. Any voltage below this level will not be accepted as a high HIGH by the logic circuit.

$V_{IL}(\max)$

Low level input voltage it is the maximum voltage level required for a logic zero at an input. Any voltage below this level will not be accepted as low by the logic circuit.

$V_{OH}(\min)$

High level output voltage is the minimum voltage level at logic circuit output in the logical one state under defined load conditions.

$V_{OL}(\max)$

Low level output voltage is the maximum voltage level at logic circuit output in the logical zero state under defined load conditions.

$I_{IH}(\max)$

High level input current. It is the current that flows into an input when a specified high level voltage is applied to the input.

I_{IL}

Low level input current. It is the current that

into an input when a specified low level voltage is applied to the input


I_{OH}

It is current that flows from an output in the logical one state and at specified load conditions

I_{OL}

Low level output current. It is the current flows from an output in logical zero state at specified load conditions

NOISE MARGIN



Family	logic 0	logic 1
TTL	0V	+5V
CMOS	0V	3-15V
ECL	-1.7V	-0.9V

Due to stray electric and magnetic field that induces voltages on the connecting wires between logic circuits. This unwanted signals noise. Sometimes cause the voltage at the input to drop below V_{IH} minimum

or rise above $V_{IH\ max}$.

When they operate in noisy environment the gates may malfunction if noise is beyond certain limits.

Noise immunity of a logic circuit refers to the circuit's ability to tolerate noise voltages at its inputs. A quantitative measure of noise immunity is called noise margin. It is expressed in volt and represents maximum noise signal that can be added to the input signal of a digital circuit without causing an undesirable change in circuit output.

The noise margin may be high state noise margin or low state noise margin. High state noise margin is given as

$$V_{NH} = V_{OH} - V_{IH}$$

(min) (min)

Low state noise margin is given as $V_{NL} = V_{IL} - V_{OL}$

(max) (max)

Speed power product

It is the common mean for measuring and comparing all over ^{all} performance of an IC family. It is obtained by multiplying the gate propagation delay by the gate power dissipation.

A low value of speed ~~power~~ power product is most desirable. It is also called as figure of merit of an IC family.

It is usually expressed in pico-joules. (10^{-12})


TTL (T²) Transistor Transistor Logic

It is the most popular logic family. It is most widely used bipolar digital IC family.

TTL family consist of several sub families.

- 1) Standard TTL
- 2) High speed TTL
- 3) Low power TTL
- 4) Schottky TTL
- 5) Low power Schottky TTL
- 6) Advanced Schottky TTL
- 7) Advanced low power Schottky TTL
- 8) Fast TTL

2 INPUT TTL NAND GATE




As shown in the given circuit there are 4 transistors: Q1, Q2, Q3 and Q4 where Q3 and Q4 makes a totem pole arrangement. Diodes D1 and D2 protect Q1 from being damaged by the negative spike of voltages at their inputs. By bypassing

the spikes to the ground. There is another diode D which ensures Q_3 and Q_4 are not conducting simultaneously.

When both the inputs a and b are high both emitter base junctions of Q_1 are reverse biased. So no current flows through the emitters of Q_1 . So current flows from R_1 to the base of Q_2 which turns Q_2 ON. The current from Q_2 's emitter flows into the base of Q_4 which turns Q_4 ON. The collector current Q_2 flows through R_2 producing a drop across it and reduces the voltage and collector of Q_2 which makes Q_3 off. Since Q_4 is ON, V_o is at a low level so the output is a logic 0.


When either a or b or both low the base emitter junctions of Q_1 are forward biased and emitter base junction of Q_1 is reverse biased. The current flows to ground through the emitters of Q_1 . Therefore it can't be forward biased to base emitter junction of Q_2 which makes Q_2 off. When Q_2 is off, Q_4 does not get the required base voltage, and $\therefore Q_4$ is off. Since no current flows into the collector of Q_2 all current flows current to base of Q_3 which makes Q_3 ON. Therefore the output voltage V_o is at a logic high level or logic 1.

TTL with open collector invertor



In open collector TTL the output is at the collector of Q_4 . The order to get the proper high and low logic levels an external pull up resistor is connected to Q_4 so through Q_4 . When Q_4 is off output is pulled to V_{cc} through the resistor R_3 . When Q_4 is ON - output is connected to ground through the saturated transistor.

Toistate TTL



The fig shows a tristate TTL because it has high, low and high impedance state. Both the transistors in the totem pole configuration are turned off. So that the o/p is a high impedance is ground or V_{cc} .

\therefore The o/p neither a low or high circuit has 2 inputs. A is the normal logic input and E is the enable which can produce a high impedance.

When $E=1$ the circuit operates like a normal inverter. Because it has no effect on Q_1 or Q_2 the output is the inversion of logic input A.

When $E=0$ circuit goes into high impedance state regardless of the state of logic input A. The low at E forward biases the emitter base junction of Q_1 and shunts the current in R_1 away from Q_2 so that Q_2 turns off which in turn makes Q_4 off.

The low at E forward biases diode D_1 to shunt away current at base of Q_3 and $\therefore Q_3$ is also off. If both the Q_3 and Q_4 are off the output terminal is essential and turned off.


CMOS

Mos logic

It is simplest to fabricate and occupies very small space. Because it requires only 1

It is ideally suited for LSI, VLSI and ULSI applications such as microprocessors, memory elements etc.
There are 2 types of mosfet

- 1) Depletion type
- 2) Enhancement type
- 3) Mosfet also can be NMOS or PMOS type.




~~CMOS logic family uses p and n channel mosfet same ch.~~


CMOS


The CMOS logic family uses both P&N Channel MOSFET in the same circuit. The CMOS family consume less power than other MOS families.

CMOS inverter







equivalent circuit of CMOS





CMOS NAND GATE










CMOS NAND

A	B	Q1	Q2	Q3	Q4	V _{out}
0V	0V	ON	ON	OFF	OFF	5V
0V	5V	ON	OFF	OFF	ON	5V
5V	0V	OFF	ON	ON	OFF	5V
5V	5V	OFF	OFF	ON	ON	0V

CMOS NOR GATE





A	B	Q ₁	Q ₂	Q ₃	Q ₄	V _{out}
0V	0V	ON	ON	OFF	OFF	5V
0V	5V	ON	OFF	OFF	ON	0V
5V	0V	OFF	ON	ON	OFF	0V
5V	5V	OFF	OFF	ON	ON	0V

Truth Table

ECL (Emitter Coupled Logic)

- 1) Current mode logic (CML) / Current-Steering Logic
- 2) Operates on the principles of current switching
- 3) Fastest of all logic families (tp - 1ns)
 - Non saturated digital logic families
 - Eliminates turn off delay of saturated transistors by operating in active mode
 - Currents are kept high off impedance is low so ckt and stray capacitance can be quickly charged and discharged
 - Has limited voltage swing
- 4) Consists of different amplifiers and emitter followers
- 5) Emitter terminals of 2 transistors are tied together and hence called ECL
- 6) Logic low = +7V Logic high = 0.9V